this post was submitted on 08 Oct 2025
8 points (90.0% liked)

Electrical and Computer Engineering

1984 readers
1 users here now

Electrical and computer engineering (ECE) community, for professionals and learners. Discuss ECE related topics here, for instance digital design, signal processing, circuit analysis, electromagnetics, microelectronics, power electronics, RF electronics, etc.

founded 2 years ago
MODERATORS
 

Hi all,

Just got this E40HX8k FPGA. My goal is to start off small and build an 8bit adder or something and then work up to building an interface for some old Soviet core memory I have.

Does anyone have any book recommendations?

My brain vomit questions un-researched questions:

  • Is Verilog like spice but text and not analog?
  • What happens if you try to load a sketch to your board which exceeds its capabilities what happens? Can you fry it?
  • How much do you need to account for the physical layout of the board? Do you need to “move” a small sketch closer to the memory to reduce latency or does the sketch have some compilation which squishes it into the best region?
  • is there a way to visualize the final physical sketch (where it is on the board) (probably board specific.

Anyway thanks!

you are viewing a single comment's thread
view the rest of the comments
[–] e0qdk@reddthat.com 3 points 4 days ago (1 children)

It's been a decade plus since I touched that stuff. (I worked with Xilinx and Altera FPGAs for a couple of digital logic classes back in college as a CS undergrad.) My memory of writing Verilog is a lot of dealing with the manufacturer's clunky IDEs to type in code, compile it to something that could be either simulated or loaded on the device, and a bunch of poking around at waveform diagrams in the software to try to debug my mistakes. I did not have a very good grasp on the physical structure of the FPGAs we were using, but was still able to program the devices successfully in a class. We did need to specify information about particular pins that we needed our logic to hook up to correctly. The compiler did the hard work of figuring out what actually needed to go where (and consequently ensuring a bunch of constraints implied by the logic are actually met about signal propagation timing). I'd expect the compiler to bitch at you if you ask it to try to synthesize something that ends up being too big to fit onto your target.

Contemporary Logic Design by Katz and Borriello was the textbook we used.

[–] crimsonpoodle@pawb.social 2 points 3 days ago

Boooo no ide only vim. Will look into that book thanks!